

HIGH AND MEDIUM VOLTAGE INDUCTION MOTOR DRIVE APPLICATION WITH DIFFERENT MULTILEVEL INVERTER TOPOLOGIES

S. ARUN KUMAR¹, S. MAMATA² & M. BABA FAKRUDDIN³

^{1,3}PG Scholar, Department of EEE, Anurag Group of Institutions (C.V.S.R Engineering College),

Ghatkesar, Hyderabad, Andhra Pradesh, India

²Assistant Professor, Department of EEE, Anurag Group of Institutions (C.V.S.R Engineering College),

Ghatkesar, Hyderabad, Andhra Pradesh, India

ABSTRACT

In this paper two different multi level inverter topologies for Induction motor drive are presented. A hybrid pulse width modulation combining the merits of both space vector PWM (SVPWM) and selective harmonic elimination PWM (SHEPWM) is designed for first topology which contains neutral point clamped multilevel inverter. Another topology contains a simple cascaded H-bridge inverter with improved performance in the aspect of THD content. A comparative study and conclusion is been carried out at the end of this paper.

KEYWORDS: Multi Level Inverter, SHEPWM, SVPWM, Neutral Point Clamped Multi Level Inverter, Cascaded H-Bridge Inverter, THD

1. INTRODUCTION

WITH THE RAPID increase in the consumption of fossil fuel and electric energy, it is more desirable to develop power-electronic converters and ac drives with high efficiency, particularly in high-power applications, which play an important role in energy consumption. Different from the low-voltage applications where two-level converter dominates the market, there are several topologies available for the high-power applications, among which the three-level neutral-point-clamped (NPC) inverter is one of the most widely used topologies [1]– [5]. Compared with standard two-level inverter with the same dc-bus voltage, the three-level NPC inverter has lower voltage stress across semiconductors, less harmonic content, and more sinusoidal output voltage. Pulse width modulation (PWM) is one of the key technologies for three-level NPC inverters. So far, the PWM technologies developed for three-level inverter include multicarrier sinusoidal PWM (SPWM) [6]–[9], space-vector PWM (SVPWM) [10]–[16], and selective harmonic elimination (SHE) PWM (SHEPWM) [17]–[27], among others. For high-power applications, special attention should be paid to the low switching frequency [2], [5], [14], which is responsible for system-efficiency enhancement and for the decrease in switching loss. Different PWM techniques have different performances in terms of distribution of harmonic, total distortion, ripple characteristic, and system losses, which may affect their application range.

The SPWM for a three-level inverter can be regarded as main extension of conventional two-level SPWM by increasing the number of carriers [6]–[9]. The concept of SPWM has clear physical meaning and is easy to understand. However, conventional SPWM has low utilization of dc-bus voltage. This drawback can be overcome by injecting appropriate zero sequence component. The application of SPWM for three-level inverter drive was reported in [8], where a gate turn-off thyristor (GTO) was employed as the switching devices operating at a low switching frequency of 500 Hz. Despite the intuitive nature of SPWM, the recent digital control makes SVPWM very popular for the three-level inverter [10]–[16], which considers the inverter and motor from a system view. A synchronized SVPWM with waveform

symmetries aimed for high-power drives is proposed in [14], which is reported to have better performance than synchronized SVPWM without symmetries or SPWM with synchronization and symmetry. Recently, a simple and efficient SVPWM has been proposed in [12] for multilevel converters, which is reported to have very low computational cost while achieving similar performance to previous space-vector modulation (SVM) techniques.

II. PRINCIPLE OF SHEPWM FOR THREE-LEVEL INVERTER

The main circuit of a three-level NPC inverter is shown in Figure 1, and there are three states for one phase output: $+U_{dc}/2$, 0, and $-U_{dc}/2$, with the neutral point “O” as reference.




Figure 1: Main Circuit of Three-Level Inverter




Figure 2: Typical Phase Voltage of Three-Level SHE With Quarter-Wave Symmetry




Figure 3: Typical Phase Voltage of Three-Level SHE With Half-Wave Symmetry

Conventional SHEPWM for three-level inverter assumes that the phase-voltage waveform is quarter-wave symmetric, as shown in Figure 2. This guarantees that the even harmonic will be zero, and all harmonics will be either in phase or ant iphase with the fundamental [19], [20]. Although this assumption brings some convenience, such as reduced complexity in the resulting equations, the valid solution space is limited. In fact, from the view of harmonic elimination,

half-wave symmetry is enough to ensure that there will be odd-order harmonic only, so the assumption of quarter-wave symmetry is obsolete [20], [27]. The phase voltage for three-level SHEPWM without quarter wave symmetry is shown in Figure 3. for Figure 2 with a quarter wave symmetry, there are N angles to be solved, while there are $2N$ angles for Figure 3 with half-wave symmetry only. For symmetric three-phase system, the triple-order harmonic will cancel each other automatically in the line voltage, so it is only necessary to eliminate the non triple-order harmonics. Figure 2 can be regarded as a special case of Figure 3. The Fourier analysis of the phase voltage in Figure 3 is expressed as

$$\begin{aligned} U_A &= \sum_{n=1}^{\infty} [a_n \cos(n\omega t) + b_n \sin(n\omega t)] \\ &= \sum_{n=1}^{\infty} c_n \sin(n\omega t + \varphi_n) \end{aligned} \quad (1)$$

Where

$$a_n = \frac{2}{n\pi} \frac{U_{dc}}{2} \sum_{k=1}^{2N} (-1)^k \sin(n\alpha_k) = c_n \sin \varphi_n \quad (2)$$

$$b_n = \frac{2}{n\pi} \frac{U_{dc}}{2} \sum_{k=1}^{2N} (-1)^{k+1} \cos(n\alpha_k) = c_n \cos \varphi_n. \quad (3)$$

The modulation index in this paper is defined as $m = c1/(U_{dc}/2)$. The non triple odd-order harmonics are to be eliminated, which result in the following:

$$\begin{cases} \sum_{k=1}^{2N} (-1)^k \sin(n\alpha_k) = \frac{\pi}{2}m \sin \varphi_n, & n = 1 \\ \sum_{k=1}^{2N} (-1)^k \cos(n\alpha_k) = \frac{\pi}{2}m \sin \varphi_n, & n = 1 \\ \sum_{k=1}^{2N} (-1)^k \sin(n\alpha_k) = 0, & n = 5, 7, 11 \dots \\ \sum_{k=1}^{2N} (-1)^k \cos(n\alpha_k) = 0, & n = 5, 7, 11 \dots \end{cases} \quad (4)$$

Where $0 < \alpha_1 < \alpha_2 < \dots < \alpha_{2N-1} < \alpha_{2N} < \pi$. The maximum value for n is $3N - 2$ when n is odd number; otherwise, it is $3N - 1$ for even number of n . Under further assumption of quarter-wave symmetry as in the

Classical SHE (shown in Figure 2), the switching angles have the following relationship:

$$\alpha_k = \pi - \alpha_{2N+1-k} \quad (5)$$

Therefore, the cosine component a_n in (1) will be zero, which means that all harmonics are in phase or antiphase with the fundamental component, depending on the sign of b_n . The equations in (4) is then simplified as

$$\begin{cases} \sum_{k=1}^N (-1)^{k+1} \cos(n\alpha_k) = \frac{\pi}{4}m, & n = 1 \\ \sum_{k=1}^{2N} (-1)^k \cos(n\alpha_k) = 0, & n = 5, 7, 11 \dots \end{cases} \quad (6)$$

where $0 < \alpha_1 < \alpha_2 < \dots < \alpha_N < \pi/2$.


By comparing (4) and (6), it is seen that the phase of the fundamental wave ϕ_1 is free to vary if the quarter-wave symmetry is eliminated.

III. HYBRID PWM AND SMOOTH SWITCHING:

As introduced in Section I, to combine the merits of SVPWM and SHEPWM and minimize their respective disadvantages, it is more appropriate to employ SVPWM at low frequency and SHEPWM at high frequency, which is the so-called hybrid PWM in this paper. The three-level ASD was developed for

Driving a high-power pump in a power plant. According to the specific operating requirement in the field, the ASD is mainly running in the range of 45–50 Hz to achieve high system efficiency. Considering the characteristics of SVPWM and SHEPWM, SHEPWM is designed to operate in the range of 45–50 Hz ($m = 0.98–1.04$), and SVPWM is employed for frequency below 45 Hz [31]. To reduce the inverter losses and increase the system efficiency, the switching frequency of SVPWM is 300 Hz (sampling frequency of 600 Hz), and the number of switching angles for SHEPWM is 7 (315–350 Hz switching frequency). In the operating range of 45–50 Hz, the

Line-voltage harmonics under at least $45 \times 23 = 1035$ Hz will be eliminated by SHEPWM. The remaining high-frequency harmonics can be easily filtered, so the volume of filters can be reduced compared with that using SVPWM only [32]. It should be noted that the selection of seven switching angles is related to the specific operating range required by the application. If SHE is extended to a lower output frequency, the switching angles should be increased to maintain harmonic performance.



Main circuit of 6-kV/1250-kW three-level ASD.

Figure 4

The main circuit diagram of the three-level ASD equipped with IGCTs is shown in Figure (4). To be motor friendly, the output inverter voltage is filtered before feeding the motor. The details regarding the design of filter were introduced in [32]. Both filtered and unfiltered voltages and currents obtained from experiments will be presented.

IV. PRINCIPLE OF SVPWM FOR THREE-LEVEL ASD

There are various specific implementations of three-level SVPWM [10]–[16]. In this paper, the method introduced in [33] is employed. As can be seen from Figure 5, there are six sectors for the three-level SVPWM, and each sector is divided into six regions. By taking sector 1 as an example, when the reference vector \mathbf{V}^* falls into a certain region, such as region 2, the durations of t_a , t_b , and t_c for $\mathbf{V} 1$, $\mathbf{V} 2$, and $\mathbf{V} 3$ can be obtained based on the principle of volt-second balance, which is expressed as

$$t_a + t_b + t_c = T_s \quad (10)$$

$$\mathbf{V}_1 t_a + \mathbf{V}_2 t_b + \mathbf{V}_3 t_c = \mathbf{V}^* T_s. \quad (11)$$

Solving (10) and (11), the durations of each vector can be obtained as

$$t_a = \left(1 - \sqrt{3}m \sin \theta\right) T_s$$

$$t_b = \left[\sqrt{3}m \sin \left(\frac{\pi}{3} + \theta\right) - 1\right] T_s$$

$$t_c = \left[1 - \sqrt{3}m \sin \left(\frac{\pi}{3} - \theta\right)\right] T_s$$

Where m is the modulation index (the same meaning as defined in SHEPWM), θ is the angle of the reference voltage vector, and T_s is the sampling period.




Figure 5

V. CASCADED H-BRIDGE INVERTER




Figure 6: Circuit of the Single Cascaded H-Bridge Inverter

Figure 6 shows the circuit model of a single CHB inverter configuration. By using single H-Bridge we can get 3 voltage levels. The number of output voltage levels of CHB is given by $2n+1$ and voltage step of each level is given by $Vdc/2n$, where n is number of H-bridges connected in cascaded. The switching sequence is given in Table 1.

Table 1

Switches Turn on	Voltage Level
S1,S2	Vdc
S3,S4	$-Vdc$
S4,D2	0




Figure 7: Block Diagram of 5-Level CHB Inverter Model

The switching mechanism for 5-level CHB inverter is shown in Table 2.

Table 2: Switching Sequence for 5-Level CHB Inverter

Switches Turn on	Voltage Level
S1, S2	Vdc
S1,S2,S5,S6	2Vdc
S4,D2,S8,D6	0
S3,S4	-Vdc
S3,S4,S7,S8	-2Vdc

PWM Techniques for CHB Inverter

The most popular PWM techniques used for CHB inverter are

- Phase Shifted Carrier PWM (PSCPWM)
- Level Shifted Carrier PWM (LSCPWM)


Case 1: Phase Shifted Carrier PWM (PSCPWM)**Figure 8: Phase Shifted Carrier PWM**

Figure 8 shows the PSCPWM. In general, a multilevel inverter with m voltage levels requires $(m-1)$ triangular carriers. In the PSCPWM, all the triangular carriers have the same frequency and the same peak-to-peak amplitude, but there is a phase shift between any two adjacent carrier waves, given by $\phi_{cr} = 360^\circ/(m-1)$. The modulating signal is usually a three-phase sinusoidal wave with adjustable amplitude and frequency. The gate signals are generated by comparing the modulating wave with the carrier waves. It means for five-level inverter, four triangular carriers are needed with a 90° phase displacement between any two adjacent carriers. In this case the phase displacement of $V_{cr1} = 0^\circ$, $V_{cr2} = 90^\circ$, $V_{cr3} = 180^\circ$ and $V_{cr4} = 270^\circ$.


Case 2: Level Shifted Carrier PWM (LSCPWM)**Figure 9: Level Shifted Carrier PWM (IPD)**

Figure 9 shows the LSCPWM. The frequency modulation index is given by

$$m_f = f_{cr} / f_m, \quad (12)$$

Where f_m is modulating frequency and f_{cr} are carrier waves frequency. The amplitude modulation index 'm_a' is defined by

$$m_a = V_m / V_{cr} (m-1) \quad (\text{for } 0 \leq m_a \leq 1) \quad (13)$$

Where V_m is the peak value of the modulating wave and V_{cr} is the peak value of the each carrier wave [1]. The amplitude modulation index, m_a is 1 and the frequency modulation index, m_f is 6. The triggering circuit is designed based on the three phase sinusoidal modulation waves V_a , V_b , and V_c . The sources have been obtained with same amplitude and frequency but displaced 120° out of the phase with each others. For carriers signals, the time values of each carrier waves are set to [0 1/600 1/300] while the outputs values are set according to the disposition of carrier waves. After comparing, the output signals of comparator are transmitted to the IGBTs. Figures 9 and 10, 11 show the waveforms based on three schemes of LSCPWM: (a) in phase disposition (IPD) figure 9, where all carriers are in phase; (b) alternative phase opposite disposition (APOD) figure 10, where all carriers are alternatively in opposite disposition; and (c) phase opposite disposition (POD) figure 11, where all carriers above zero reference are in phase but in opposition with those below the zero reference [1]. Out of IPD, APOD and POD; the authors studied that, IPD give better harmonic performance.




Figure 10: Alternative Phase opposite Disposition (APOD)




Figure 11: Phase opposite Disposition (POD)

VI. MATLAB MODELING AND SIMULATION RESULTS

Case 1: Implementation of Proposed Concept using Neutral Clamped Type Multilevel Inverter.




Figure 12

Phase Voltage




Figure 13

Line Voltage




Figure 14

Case 2: Implementation of Proposed Concept using Cascaded H-Bridge Multilevel Type Inverter




Figure 15

Phase Voltage (11 Level)




Figure 16

THD of Phase Voltage




Figure 17

VII. CONCLUSIONS

This paper has presented two different topologies for induction motor drive consisting of NPC and CHB. For the topology of NPC space vector and selective harmonic eliminate modulation is used. This topology is only suited for high power industrial applications and main drawback of this topology is THD content which is in the order of 50%. So in order to suite low and medium voltage applications it is better to go for CHB topology where THD content is greatly reduced to 11%. However increasing the number of level beyond eleven is not suggested because of switching losses and economical point of view.

REFERENCES

1. B. Wu, *High-Power Converters and AC Drives*. New York: Wiley-IEEE Press, 2006.
2. H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, "Medium-voltage multilevel converters—State of the art, challenges, and requirements in industrial applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp.2581–2596, Aug. 2010.
3. D. Zambra, C. Rech, and J. Pinheiro, "Comparison of neutral-pointclamped, symmetrical, and hybrid asymmetrical multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2297–2306, Jul. 2010.
4. J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. Leon, R. C. Portillo, M. A. M. Prats, and M. A. Perez, "Multilevel converters: An enabling technology for high-power applications," *Proc. IEEE*, vol. 97, no. 11, pp. 1786–1817, Nov. 2009.
5. J. Rodriguez, S. Bernet, P. Steimer, and I. Lizama, "A survey on neutralpoint- clamped inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2219–2230, Jul. 2010.
6. J. Zaragoza, J. Pou, S. Ceballos, E. Robles, P. Ibaez, and J. L. Villate, "A comprehensive study of a hybrid modulation technique for the neutralpoint- clamped converter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 2, pp. 294–304, Feb. 2009.
7. Videt, P. Le Moigne, N. Idir, P. Baudesson, and X. Cimetiere, "A new carrier-based PWM providing common-mode-current reduction and dc-bus balancing for three-level inverters," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 3001–3011, Dec. 2007.
8. L. Ben-Brahim and S. Tadakuma, "A novel multilevel carrier-based PWM-control method for GTO inverter in low index modulation region," *IEEE Trans. Ind. Appl.*, vol. 42, no. 1, pp. 121–127, Jan./Feb. 2006.

9. Bende, G. Venkataraman, D. Rosene, and V. Srinivasan, “Modeling and design of a neutral-point voltage regulator for a three-level diodeclamped inverter using multiple-carrier modulation,” *IEEE Trans. Ind. Electron.*, vol. 53, no. 3, pp. 718–726, Jun. 2006.
10. L. Gao and J. Fletcher, “A space vector switching strategy for three-level five-phase inverter drives,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2332–2343, Jul. 2010.
11. J. I. Leon, O. Lopez, L. G. Franquelo, J. Doval-Gandoy, S. Vazquez, J. Alvarez, and F. D. Freijedo, “Multilevel multiphase feedforward spacevector modulation technique,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 6, pp. 2066–2075, Jun. 2010.
12. [12] J. I. Leon, S. Vazquez, J. A. Sanchez, R. Portillo, L. G. Franquelo, J. M. Carrasco, and E. Dominguez, “Conventional space-vector modulation techniques versus the single-phase modulator for multilevel converters,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2473–2482, Jul. 2010.
13. M. Renge and H. Suryawanshi, “Three-dimensional space-vector modulation to reduce common-mode voltage for multilevel inverter,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2324–2331, Jul. 2010.
14. R. Beig, G. Narayanan, and V. T. Ranganathan, “Modified SVPWM algorithm for three level VSI with synchronized and symmetrical waveforms,” *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 486–494, Feb. 2007.
15. Y.-H. Lee, B.-S. Suh, and D.-S. Hyun, “A novel PWM scheme for a three level voltage source inverter with GTO thyristors,” *IEEE Trans. Ind. Appl.*, vol. 32, no. 2, pp. 260–268, Mar./Apr. 1996.
16. J. H. Seo, C. H. Choi, and D. S. Hyun, “A new simplified space-vector PWM method for three-level inverters,” *IEEE Trans. Power Electron.*, vol. 16, no. 4, pp. 545–550, Jul. 2001.
17. Y. Zhang, Z. Zhao, and Y. Zhang, “Comparison and experiment of multiple solutions for SHEPWM applied to three-level inverter,” *Trans. China Electro tech. Soc.*, vol. 22, no. 3, pp. 60–65, 2007.
18. V. Agelidis, A. Balouktsis, and C. Cossar, “On attaining the multiple solutions of selective harmonic elimination PWM three-level waveforms through function minimization,” *IEEE Trans. Ind. Electron.*, vol. 55, no. 3, pp. 996–1004, Mar. 2008.
19. Y. Zhang and Z. Zhao, “Multiple solutions for selective harmonic eliminated PWM applied to three-level inverter,” *Trans. China Electro tech. Soc.*, vol. 22, no. 1, pp. 74–78, 2007.
20. J. Wells, B. Nee, P. Chapman, and P. Krein, “Selective harmonic control: A general problem formulation and selected solutions,” *IEEE Trans. Power Electron.*, vol. 20, no. 6, pp. 1337–1345, Nov. 2005.
21. W. Liu, Q. Song, and Y. Chen, “A method of solution to selective harmonic eliminated PWM switching angles for NPC inverters,” *Proc. CSEE*, vol. 22, no. 11, pp. 31–34, 2002.
22. W. Fei, X. Du, and B. Wu, “A generalized half-wave symmetry SHE-PWM formulation for multilevel voltage inverters,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 9, pp. 3030–3038, Sep. 2010.
23. T. Kato, “Sequential homotopy-based computation of multiple solutions for selected harmonic elimination in PWM inverters,” *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 46, no. 5, pp. 586–593, May 1999.
24. J. Chiasson, L. Tolbert, K. McKenzie, and Z. Du, “A complete solution to the harmonic elimination problem,” *IEEE Trans. Power Electron.*, vol. 19, no. 2, pp. 491–499, Mar. 2004.

25. T.-J. Liang, R. M. O'Connell, and R. G. Hoft, "Inverter harmonic reduction using Walsh function harmonic elimination method," *IEEE Trans. Power Electron.*, vol. 12, no. 6, pp. 971–982, Nov. 1997.
26. B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, "Harmonic optimization of multilevel converters using genetic algorithms," *IEEE Power Electron. Lett.*, vol. 3, no. 3, pp. 92–95, Sep. 2005.
27. M. Dahidah, V. Agelidis, and M. Rao, "On abolishing symmetry requirements in the formulation of a five-level selective harmonic elimination pulse-width modulation technique," *IEEE Trans. Power Electron.*, vol. 21, no. 6, pp. 1833–1837, Nov. 2006.
28. J. Napolis, J. Leon, R. Portillo, L. Franquelo, and M. Aguirre, "Selective harmonic mitigation technique for high-power converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2315–2323, Jul. 2010.
29. H. L. Liu, G. H. Cho, and S. S. Park, "Optimal PWM design for high power three-level inverter through comparative studies".

